本文已被:浏览 738次 下载 483次
投稿时间:2008-05-30
投稿时间:2008-05-30
中文摘要: 介绍了美国国家半导体公司的低功率、高性能的δ-∑小数分频数字锁相环电路LMX2471的基本原理,叙述了利用LMX2471及YTO和单片机构成的扫频仪,分析了其设计方案及性能,最终进行了实现.
Abstract:A low power, high performance delta-sigma fractional-N PLL LMX2471 is introduced, the frequency scanner using National Semiconductor's advanced BiCMOS process, and LMX2471 and YTO, which is controlled by micro computer, is demonstrated;the designing method and its performance are analyzed, and realized finally.
文章编号:20090310 中图分类号: 文献标志码:
基金项目:
引用文本:
袁三男,王绍徐.基于小数分频数字锁相环LMX2471的扫频仪设计[J].上海电力大学学报,2009,25(3):240-243,256.
YUAN San-nan,WANG Shao-xu.Design of Frequency Scanner Based on Delta-Sigma Fractional-N PLL LMX2471[J].Journal of Shanghai University of Electric Power,2009,25(3):240-243,256.
袁三男,王绍徐.基于小数分频数字锁相环LMX2471的扫频仪设计[J].上海电力大学学报,2009,25(3):240-243,256.
YUAN San-nan,WANG Shao-xu.Design of Frequency Scanner Based on Delta-Sigma Fractional-N PLL LMX2471[J].Journal of Shanghai University of Electric Power,2009,25(3):240-243,256.